RISC-V News
-
SpacemiT makes important breakthroughs in RISC-V High-Performance Cores
(Wednesday, January 4, 2023)
-
Ventana Introduces CES Audience to World's Highest Performance RISC-V CPU, Veyron V1
(Wednesday, January 4, 2023)
-
Google announces official Android RISC-V support
(Tuesday, January 3, 2023)
-
RISC-V Summit 2022: All Your CPUs Belong to Us
(Monday, January 2, 2023)
-
RISC-V Summit 2022: All Your CPUs Belong to Us
(Monday, January 2, 2023)
-
RISC-V chip to drive next generation app store of hearables
(Monday, January 2, 2023)
-
Efinix® Releases Efinity® RISC-V Embedded Software IDE
(Monday, December 19, 2022)
-
IP architect Tariq Kurd wins the RISC-V Contributor Award
(Sunday, December 18, 2022)
-
New CAES, IAR Systems Partnership Brings NOEL-V Support to IAR Embedded Workbench
(Wednesday, December 14, 2022)
-
Imagination extends its commitment to RISC-V with an upgrade to Premier level membership
(Wednesday, December 14, 2022)
-
Codasip Lead IP Architect chosen for the RISC-V Contributor Award
(Wednesday, December 14, 2022)
-
Ventana Introduces Veyron, World's First Data Center Class RISC-V CPU Product Family
(Wednesday, December 14, 2022)
-
Solutions Disclosed at RISC-V Summit: Security, Verification, and More
(Wednesday, December 14, 2022)
-
Examining the Top Five Fallacies About RISC-V
(Tuesday, December 13, 2022)
-
XMOS announces software-defined SoC platform now compatible with RISC-V
(Monday, December 12, 2022)
-
LeWiz released RISC-V with OmniXtend clustering technology to open source.
(Monday, December 12, 2022)
-
Breker Verification Systems Unveils Easy-To-Adopt Integrity FASTApps Targeting RISC-V Processor Core, SoC Verification Scenarios
(Monday, December 12, 2022)
-
NSITEXE Qualifies Imperas RISC-V Reference Models for Akaria Processors NS72A, NS72VA, and NS31A
(Monday, December 12, 2022)
-
Siemens pioneers commercial grade Linux support for the RISC-V architecture
(Monday, December 12, 2022)
-
RISC-V arrives in data centre league
(Monday, December 12, 2022)
-
Microchip Showcases RISC-V-Based FPGA and Space-Compute Solutions at RISC-V Summit
(Sunday, December 11, 2022)
-
QuarkLink scalable IoT Security Platform Now Available on 30-Day Free Trial
(Sunday, December 11, 2022)
-
Imperas releases new updates, test suites, and functional coverage library to support the rapid growth in RISC-V Verification
(Sunday, December 11, 2022)
-
Codasip launches SecuRISC5 initiative
(Sunday, December 11, 2022)
-
MIPS Announces Availability of its first RISC-V IP core - the eVocore P8700 Multiprocessor
(Sunday, December 11, 2022)
-
Andes Announces RISC-V Multicore 1024-bit Vector Processor: AX45MPV
(Wednesday, December 7, 2022)
-
Imperas and Imagination collaborate on providing virtual platform models for the Catapult RISC-V CPU family
(Wednesday, December 7, 2022)
-
Codasip launches Codasip Labs to accelerate advanced technologies
(Tuesday, December 6, 2022)
-
MIPS Selects Imperas for Advanced Verification of High-Performance RISC-V Application-class Processors
(Tuesday, December 6, 2022)
-
Intel Pathfinder for RISC-V unifies platform, adds features
(Tuesday, December 6, 2022)
-
Intel Pathfinder for RISC-V: New Capabilities and A Growing Ecosystem
(Monday, December 5, 2022)
-
Imperas and Andes collaborate to support RISC-V innovations
(Sunday, December 4, 2022)
-
USB IP Cores for the Intel Pathfinder for RISC-V Platform
(Thursday, December 1, 2022)
-
Codasip and Intel bring RISC-V development to higher-education
(Thursday, December 1, 2022)
-
CEVA Joins Intel Pathfinder for RISC-V Program
(Wednesday, November 30, 2022)
-
CAES Design Win of RISC-V/NOEL-V IP for Idaho Scientific Secure Processor for US Critical Infrastructure
(Monday, November 28, 2022)
-
RISC-V Summit 2022: Codasip to showcase processor customization, and safety and security solutions
(Monday, November 28, 2022)
-
Cortus announces the launch of LOTUS family with two new RISC-V microcontrollers (MCUs)
(Sunday, November 27, 2022)
-
RISC-V Is Far from Being an Alternative to x86 and Arm in HPC
(Thursday, November 17, 2022)
-
Small code, high performance: Latest IAR Embedded Workbench for RISC-V leverages CoDense™ from Andes
(Wednesday, November 16, 2022)
-
Why RISC-V Architecture Is the Future of Embedded Design
(Wednesday, November 16, 2022)
-
NASA Uses RISC-V Vector Spec to Soup Up Space Computers
(Monday, November 14, 2022)
-
Codasip to boost RISC-V security through Cerberus acquisition
(Wednesday, November 9, 2022)
-
SiFive Awarded TSMC Open Innovation Platform Partner of the Year
(Wednesday, November 2, 2022)
-
Codasip delivers custom RISC-V processing to SiliconArts ray-tracing GPUs
(Tuesday, November 1, 2022)
-
Andes Technology Unveils The AndesCore® AX60 Series, An Out-Of-Order Superscalar Multicore RISC-V Processor Family
(Tuesday, November 1, 2022)
-
With its New RISC-V Processors, SiFive Bets on Compute Density
(Tuesday, November 1, 2022)
-
SiFive's New High-Performance Processors Offer a Significant Upgrade for Wearable and Consumer Products
(Monday, October 31, 2022)
-
IAR Systems' Functional Safety Certified Development Tools for RISC-V support latest SiFive Automotive Solutions
(Tuesday, October 25, 2022)
-
Blueshift to demo high speed memory in RISC-V ASIC for computer vision
(Tuesday, October 25, 2022)
Previous
