Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
IP-SoC 2020
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search Product
News
D&R Events
Subscribe to D&R SoC News Alert
Sign In
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Asic Design Center
IP-SoC Days
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC 2023
IP-SoC 2022
IP-SoC 2021
IP-SoC 2020
Browse Multi Media Vision
2D / 3D (37)
Audio and Video (61)
Audio and Video Platform (14)
Audio Codec (30)
Audio Interfaces (1)
AV1 (1)
Camera (8)
Camera Interface (3)
CSC (1)
DVB (5)
GPU (110)
H.264 (30)
H.265 (6)
Image (102)
Image Conversion (7)
JPEG (35)
JPEG 2000 (1)
MPEG / MPEG2 (2)
MPEG 4 (2)
MPEG 5 LCEVC (1)
VGA (1)
Video Codec (97)
Voice (7)
Other (53)
JPEG 2000 Encoder (1)
8 IP
1
35.0
CSI2 RX Camera Serial Interface, MIPI Compliant
The CSI2 Receiver IP Interfaces between Camera module which has the transmitter and the application processor. The CSI2 Receiver IP is fully compliant...
2
35.0
CSI2 TX Camera Serial Interface, MIPI Compliant
CSI2 – TX is part of HCL's MIPI® compliant offerings. The CSI2 Transmitter IP supports Pixel Interface on the camera sensor side and the...
3
0.0
Camera Multiple Receiver 2.5Gbps 8-Lane
The Camera Multiple (Combo) Receiver 2.5Gbps 8-Lane is an ideal means to link Camera Modules or CMOS Image Sensor (CIS) to ISP (Imaging Signal Process...
4
0.0
CARPO (2MP) - Camera ISP IP
CARPO is the Imaging Signal Processing (ISP) targeted to be used in low light environment for surveillance camera, automotive such as Car DVR and Info...
5
0.0
Multi Ethernet Camera
A full embedded camera-system is provided with the Bit-Multi-Ethernet-Camera, consisting of an integrated chain of IP blocks. It feeds a camera sensor...
6
0.0
Camera Front-End Processor Core
The CAMFE Core implements a flexible, resource-efficient camera front-end processor that receives raw pixel data from a CMOS or CCD sensor and outputs...
7
0.0
Mikrotron EoSens Creation - Programmable, High-Speed, Open Platform Camera
In standard high speed Machine Vision systems, the system cost is very high because it requires components like – High performance PC Fram...
8
0.0
Camera capture unit for multi-camera systems
The SEERIS Graphics Engine is a building block concept combining a collection of 2D graphics processing units with focus on blit operations, display c...